Titan: Difference between revisions
No edit summary |
No edit summary |
||
| Line 7: | Line 7: | ||
}} | }} | ||
The Titan board is a debugging board that can only be found in early Xbox 360 XeDK Internal and Beta Development Kits. It is a board that is used to debug the CPU and GPU without the use of PIX and loads 1bl. | |||
__TOC__ | __TOC__ | ||
| Line 13: | Line 14: | ||
== Hardware == | == Hardware == | ||
The Titan board is driven by a Xilinx Spartan XC3S200 Field Programmable Gate Array (FPGA) with an external 50MHz clock. It uses two headers labelled J_YETI and J_GPUL to connect to the XCPU and Xenos GPU respectively. The J_JTAG header is used to read and write to the FPGA's PROM chip labelled U_PROM. | |||
The J_RISC_WATCH port is used in conjunction with an IBM RISCWatch processor probe in order to debug the XCPU. | |||
A 4-switch DIP selector is used to configure the FPGA. It connects directly to 4 different GPIO pins. Their modes are not currently known. | |||
Earlier models of the Titan board shown in behind-the-scenes videos show that the J_RISCWATCH header had pin 14 missing. This pin is labelled as KEY in the RISCWatch datasheet and is not wired on later Titan versions. | |||
When powered on, the Titan has multiple LEDs that show the status of the different pins on the output J_YETI and J_GPUL headers. | |||
Earlier Titans that were paired with Internal 005 and 007 XeDKs did not have any LEDs present. It is not known whether this is true for all internal XeDKs. | |||
Titans that were paired with Internal XeDKs usually had longer wires for J_YETI and J_GPUL most likely in order for the Titan to be used comfortably outside of the console when debugging on a hardware workbench. The extra length on these wires was zip-tied when installed inside of a case. | |||
== Software == | == Software == | ||
The Titan that shipped with Beta XeDK 007 kits had a firmware sticker labelled "VER 2.11". | |||
Internal 005 XeDKs had an earlier Titan with a sticker labelled "2005.03.21 VER 00.80". | |||
Internal 007 XeDKs had an similar earlier Titan with a sticker labelled "VER 1.7". | |||
== FAQ == | == FAQ == | ||
=== Can an XeDK boot without a Titan? === | |||
No. If the XeDK is a version that required a Titan (007 and lower) then it will not boot without a Titan. Later versions of the XeDK had 1bl stored in the XCPU and did not require it (although the headers may have still been present). | |||
== References == | == References == | ||
| Line 23: | Line 44: | ||
== Gallery == | == Gallery == | ||
<gallery mode="packed-hover"> | <gallery mode="packed-hover"> | ||
File:titan-missing-pin.png|Behind the scenes video showing an earlier Titan with pin 14 missing. Also notice the lack of debug LEDs. | |||
File:Titan-internal007.png|The Titan of an internal 007 XeDK. Notice the longer cables and lack of debug LEDs. | |||
File:titan-powered.jpg|The Titan board when powered by an XeDK | |||
File:Ibm-riscwatch1.jpg|An IBM branded RISCWatch processor probe that would be used with the J_RISC_WATCH header. | |||
File:Nickbaker-riscwatch.png|A RISCWatch processor probe on the desk of Nick Baker (Xbox Architecture) from the Xbox 360 Uncloaked book. | |||
</gallery> | </gallery> | ||
{{XDK Timeline}} | {{XDK Timeline}} | ||
Revision as of 00:49, 17 February 2019
| Type | Internal/Beta |
|---|---|
| Purpose | 1bl Bootloader and debugger for early XeDK Internal and Beta kits |
| Rarity | Rare |
The Titan board is a debugging board that can only be found in early Xbox 360 XeDK Internal and Beta Development Kits. It is a board that is used to debug the CPU and GPU without the use of PIX and loads 1bl.
History
Hardware
The Titan board is driven by a Xilinx Spartan XC3S200 Field Programmable Gate Array (FPGA) with an external 50MHz clock. It uses two headers labelled J_YETI and J_GPUL to connect to the XCPU and Xenos GPU respectively. The J_JTAG header is used to read and write to the FPGA's PROM chip labelled U_PROM.
The J_RISC_WATCH port is used in conjunction with an IBM RISCWatch processor probe in order to debug the XCPU.
A 4-switch DIP selector is used to configure the FPGA. It connects directly to 4 different GPIO pins. Their modes are not currently known.
Earlier models of the Titan board shown in behind-the-scenes videos show that the J_RISCWATCH header had pin 14 missing. This pin is labelled as KEY in the RISCWatch datasheet and is not wired on later Titan versions.
When powered on, the Titan has multiple LEDs that show the status of the different pins on the output J_YETI and J_GPUL headers.
Earlier Titans that were paired with Internal 005 and 007 XeDKs did not have any LEDs present. It is not known whether this is true for all internal XeDKs.
Titans that were paired with Internal XeDKs usually had longer wires for J_YETI and J_GPUL most likely in order for the Titan to be used comfortably outside of the console when debugging on a hardware workbench. The extra length on these wires was zip-tied when installed inside of a case.
Software
The Titan that shipped with Beta XeDK 007 kits had a firmware sticker labelled "VER 2.11".
Internal 005 XeDKs had an earlier Titan with a sticker labelled "2005.03.21 VER 00.80".
Internal 007 XeDKs had an similar earlier Titan with a sticker labelled "VER 1.7".
FAQ
Can an XeDK boot without a Titan?
No. If the XeDK is a version that required a Titan (007 and lower) then it will not boot without a Titan. Later versions of the XeDK had 1bl stored in the XCPU and did not require it (although the headers may have still been present).
References
Gallery
Behind the scenes video showing an earlier Titan with pin 14 missing. Also notice the lack of debug LEDs.
The Titan of an internal 007 XeDK. Notice the longer cables and lack of debug LEDs.
The Titan board when powered by an XeDK
An IBM branded RISCWatch processor probe that would be used with the J_RISC_WATCH header.
A RISCWatch processor probe on the desk of Nick Baker (Xbox Architecture) from the Xbox 360 Uncloaked book.
| ||||||||||||||||||||||||||||||||||||||||||||||||||